




160, 98

141, 11


100, 00



ENABLE
PS_GPIO1
HARD

Input
Output

FPGA and CPLD
must be configured
accordingly!



Serial #
Serial #

UZ_D_Voltage
Revision: Rev04
Designer: T. Wendt
08/2021

DIG_IO_P

Termination N (7)

IO_N0

IO_P

X2

X3